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Abstract— The demand for adaptive and smart power distribut-
ing is becoming very popular in the commercial power line such 
as a smart grid. The information from the load condition is very 
important for the distributing. To obtain such information from 
the multiple-load, the digital control for switching mode power 
supply (SMPS) is effective. Usually, the digital controller is con-
sisted of DSPs or microprocessors performing with software. But, 
such as for point of load (POL), adapting digital controller isn’t 
still popular because of its cost or response characteristics even if 
the controllers are constructed by FPGA or custom LSI which is 
hardware-logic base. This paper will discuss about the proposed 
hardware logic type digital controller for POL, which is very sim-
ple and unique design. And, accuracy improved output voltage 
detection method for the proposed digital controller is proposed. 
The some experiments are done. And the results show the validity 
of the proposed circuits. 
I. INTRODUCTION 
Digital electronic products have been spreading quick-
ly by the advancement of the integrations technologies. 
ICs, DSPs and FPGAs requires a high performance and a 
high speed due to the trend. Along with the situations, 
their power consumption are increasing. To suppress the 
power consumption, the power supply voltage is getting 
lower toward to sub 1V. Because of the severe voltage 
margin by the lower power supply voltages, special SMPS, 
point of load (POL) is disposed very near to the load. The 
requirements of POL are relative low output voltage with 
large output current, high load change response, high-
efficiency, low cost and etc... Also, the control circuit of 
POL is required to be high accurate, high speed, adaptive 
and low cost. We had proposed hardware-logic based digi-
tal PWM control circuit is effective to such requirements 
[1-3]. In this paper, the proposed DPWM control method's 
principles of operation and circuit configurations are de-
scribed firstly. At the next, a piecewise linear output vol-
tage detection method is proposed and discussed which 
can improve the output voltage detection accuracy. Final-
ly, the proposed technique is confirmed with some expe-
riments. 
 
II. DPWM CONTROL METHOD FOR POL (DPWM-POL) 
 The circuit configuration of general DPWM controller for 
POL 
 The circuit configuration of general DPWM controller 
for POL is shown in Fig. 1[4-11]. This topology has two 
major time-delay problems. First, time-delay occurs at 
A/D converter with the conversion-delay. And, the calcu-
lation time of digital controller is another problem. Both of 
the time-delay directly effects on the response speed of the 
control circuit and influences stability of the control. 
  
A. The circuit configuration of the proposed DPWM-POL 
Figure 2 shows the main and the control circuit confi-
guration of the proposed DPWM-POL in this research. 
Main POL circuit is a quite ordinary non-isolated buck 
converter. The control circuit is composed with D/A con-



































Fig. 1 General DPWM-POL 
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B. The control circuit configuration of the proposed 
DPWM-POL 
 Figure 3 shows the control circuit configuration of the 
proposed DPWM-POL. All blocks are synchronized with 
the system clock fCLK. Memory1 can store waveform val-
ues not only triangle or saw tooth but any waveforms. The 
output voltage eo of POL is compared with the converted 
voltage of memory1’s output in the ATC block, succes-
sively. The comparator's output is read out to the latch 
signal to the latch register at the timing that of eo was 
sensed. And this latch signal is transferred to DPWM out-
put block. And this latch signal is transfer to DPWM out-
put block. 
Also, the look-up table method is used for the duty ratio 
calculation with memory2, 3 and 4.  Especially, the duty ratio 
information which is pre-calculated is stored corresponding 
to eo, respectively, in memory2. The duty ratio information is 
read out from memory2 according to fCLK. At the timing of eo 
sensed, one of the duty ratio information is chosen in DFF4. 
And the information becomes u(k), where k is the switching 
term. At the digital comparator, u(k) is converted to real-time 
analog PWM waveforms. These precise operation technique 
is described in [2,3]. Fig. 4 shows the waveform of V’ref and  
Vcomp. 
As a result, comparing with a general digital control 
method, this proposed control technique doesn’t need to 
calculate the duty ratio information in every switching 
term, and also the conversion time-delay at A/D converter 
doesn’t exist. Therefore, time-delay drastically decreased 
to just the sum of calling and the loading time of theme-
mory2.  
  
C. Piecewise Linear Output Voltage Detection Method 
(PLOVDM) 
This controller can add the improvement in each block 
respectively. In this paper, the improvement of the output 
voltage detection accuracy in the ATC block without any 
cost-up is aimed. D/A converter used in the ATC block 
assumes the ladder type, and the output voltage V’ref is 
provided between two potential of V+ref=Vref+α and V-ref.  
−−+ +−=′ refrefrefnref V)VV(
)m(cV
2
                          (2.1) 
where c(m) is waveform digital data prestored in memory1, m 
is clock timing and n is a number of bits. In this time, almost 
n+1 bits accuracy can be achieved by setting as V-ref=Vref/2 in 
the n bits system. The detection time will be delay and it will 
be the trade-off between the accuracy and the time-delay. 
Therefore, another compensation technique is proposed to 
solve the trade-off problem. Thanks to the compensation 
technique, the trade off problem was solved. Precise  








































































(b) Design descriptions of the control circuit blocks 











Fig. 4 The waveform  




















Fig. 2 Circuit configuration of the proposed DPWM-
POL 
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Table. 1 Experiment parameters 
Input voltage E I 3-8V
Output reference V ref 1.5V
Output current I O 0-6A
Switching frequency f S 130kHz
Choke inductor L 10μH
Output capacitor C O 470μF
Proportion gain K P 1,3,5,7,9
Vref +α 1.7V
Vref- 0.75V
system CLK fCLK 33.3MHz
III. EXPERIMENTS 
We have done some experiments with the experiment 
parameters shown in Table 1. The control parameters can 
be easily modified by rewriting information in memory2. 
Fig. 5 shows the experimental waveforms. Fig. 6 shows 
IO-EO characteristics. It shows the deviation becomes 
within 5% in the range of the load change when the pro-
portion gain KP was larger than 3. Fig. 7 shows EI-EO cha-
racteristics, where KP is over 5. The deviation becomes 
within 10%. Max power efficiency is about 91% shown in 
Fig. 8. Fig. 9 and Fig. 10 shows dynamic characteristic, 
where the load change between 0.5A and 5A with 10A/μs 
slew rate condition, respectively. The mixed-signal oscillos-
cope Textronix MSO4034 is used to measure analog and 
digital signal, simultaneously. Blue and Red line shows the 
output voltage and the output current, respectively. The 9 bits 
pulse waveforms shown at the bottom of Fig.9 are calculated 
DPWM of FPGA. Fig. 9 shows the sudden load current in-
creasing result. From this result, after the 1μs voltage drop, the 
output voltage immediately recovers to the reference voltage. 
Fig. 10 shows the sudden load current decreasing result. From 
this result, after the 1μs voltage rising, the output voltage imme-
diately recovers to the reference voltage. 
 
IV. SUMMARY 
In this paper, the piecewise linear output voltage detec-
tion method for the proposed DPWM-POL is proposed. 
From the experiment results, the steady control and the  
fast response to load changes was confirmed.  




















Fig. 6 IO-EO Characteristics 

















Fig. 7 EI-EO Characteristics 


















































Fig. 5 Experimental waveforms 
Eo [V] 
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